

ELEMENTARY WIRING DIAGRAM




TABLE 1

UNIT STYLE	FUSING - IFU, 2FU, 3FU
YT / YS	5A, 500V, FERRAZ-SHAUMUT AT0-5
YK	7A, 500V, FERRAZ-SHAUMUT ATQ-7

TABLE 2
LOGIC BOARD - J8, J9, J10 PINOUT

CONNECTOR PIN	FUNCTION
1	FAULT
2	GND/SHLD
3	+5V
4	UPPER PHASE
5	LOWER PHASE
6	SW, +7.5V
7	GND/SHLD

TABLE 3
LOGIC BOARD - J6 PINOUT

CONNECTOR PIN	FUNCTION
1	+5V FEED
2	PH LOSS OUT
3	PRECHG IN
4	SCR TRIG IN
5	+7.5V FEED

TABLE 4
OPTIONAL HARMONIC FILTER LOGIC BOARD - J5 PINOUT

CONNECTOR PIN	IDENTIFIER	FUNCTION
1	552	TO 6T-X2 - OPTION
2	551	TO 6T-X1 - OPTION
3	554	TO 7T-X2 - OPTION
4	553	TO 7T-X1 - OPTION
5	WHITE	TO 1DCCT - OPTION
6	RED	TO 1DCCT - OPTION
7	BLK	TO 1DCCT - OPTION
8	-	TO J3 PIN 9
9	-	TO J3 PIN 8
10	RED	TO 2DCCT - OPTION
11	BLK	TO 2DCCT - OPTION
12	WHITE	TO 2DCCT - OPTION

TABLE 6
SW3 POSITIONS

POSITION NUMBER	YORK PROTOCOL MODELS	ASCI MODBUS PROTOCOL MODELS	RTU MODBUS PROTOCOL MODELS
1	OFF	ON	ON
2	OFF	OFF	OFF
3	OFF	OFF	OFF
4	OFF	OFF	OFF
5	OFF	OFF	OFF
6	OFF	OFF	OFF
7	OFF	OFF	OFF
8	OFF	OFF	OFF
9	OFF	OFF	OFF
10	OFF	OFF	OFF
11	OFF	OFF	OFF
12	OFF	OFF	OFF

TABLE 5
OPTIONAL HARMONIC FILTER LOGIC BOARD - J5 PINOUT

CONNECTOR PIN	IDENTIFIER	FUNCTION
1	550	TO J2-1, OPTIONAL 2022 BOARD
2	529	TO J2-2, OPTIONAL 2022 BOARD
3	528	TO J2-3, OPTIONAL 2022 BOARD
4	527	TO J2-4, OPTIONAL 2022 BOARD
5	523	TO J2-3, OPTIONAL 1624 BOARD
6	522	TO J2-2, OPTIONAL 1624 BOARD
7	521	TO J2-1, OPTIONAL 1624 BOARD
8	-	NOT USED

NOTE: GND/SHLD NOT CONNECTED AT DRIVER CONTROL END

J5 pin 1 to 2 = 5.2vdc
J5 pin 3 to 2 = 5.2vdc
J5 pin 1 to 3 = 5.2vdc
J5 pin 4 = GND